收藏本站
nFIFOEMPY[0] is reset. When the last bit of the 64 byte has been written into the FIFO, signal IRQCFG0D_
th
FIFOFULL[1] is set. Data must be read before the next byte is received or it will be overwritten.
The IRQCFG0D_nFIFOEMPY[0] signal can be used as an interrupt signal for the host microcontroller by map-
ping to pin IRQ0 if IRQCFG0D_RX_IRQ0[7..6] is set to 10. Alternatively, the WRITE_byte signal may also be
used as an interrupt if IRQCFG0D_RX_IRQ0[7..6] is set to 01.
Demodulation in buffered mode occurs in the same way as in continuous mode. Received data is directly read
from the FIFO and the DATA and DCLK pins are not used. Data and clock recovery in buffered mode is automati-
cally enabled. DCLK is not externally available.
The pattern recognition block is automatically enabled in Buffered data mode. The Start Pattern Detect
(PATTERN) signal can be mapped to pin IRQ0. In Buffered data mode RSSI operates the same way as in Con-
tinuous data mode. However, RSSI_IRQ may be mapped to IRQ1 instead of to IRQ0 in Continuous data mode.
Figure 12
3.6 Transmitting in Continuous or Buffered Data Modes
The transmitter operates in Continuous data mode when the MCFG01_Mode [7..6] bits are set to 00. Bit clock
DCLK is available on pin IRQ1. Bits are clocked into the transmitter on the rising edge of this clock. Data must be
stable 2 μs before the rising edge of DCLK and must be held for 2 μs following the rising edge of this clock
(T SUDATA ). To meet this requirement, data can be changed on the falling edge of DCLK. In FSK mode DCLK must
be used but is optional in OOK mode.
The transmitter operates in Buffered data mode when the MCFG01_Mode [5] bit is set to 1. Data to be transmit-
ted is written to the 64-byte FIFO through the SPI interface. FIFO data is loaded byte-by-byte into a shift register
which then transfers the data bit-by-bit to the modulator. FIFO operation in transmit mode is similar to receive
mode. Transmission can start immediately after the first byte of data is written into the FIFO or when the FIFO is
full, as determined by the IRQCFG0E_Start_Full[4] bit setting. If the transmit FIFO is full, the interrupt signal
IRQCFG0D_ FIFOFULL[2] is asserted on pin IRQ1. If data is written into the FIFO while it is full, the flag
IRQCFG0D_FIFO_OVR[0] will be set to 1 and the previous FIFO contents will be overwritten. The IRQCFG0D_
FIFO_OVR[0] flag is cleared by writing a 1 to it. At the same time the contents of the FIFO are cleared. Once the
last data byte in the FIFO is loaded into the shift register driving the transmitter modulator, the flag IRQCFG0D_
nFIFOEMPY[1] is set to 0 on pin IRQ0. If new data is not written to the FIFO and the last bit has been transferred
to the modulator, the IRQCFG0E_TX_STOP[5] bit goes high as the modulator starts to send the last bit. The
transmitter must remain on one bit period after TX_STOP to transmit the last bit. If the transmitter is switched off
(switched to another mode), the transmission stops immediately even if there is still data in the shift register. In
www.RFM.com E-mail: info@rfm.com
? 2009-2013 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 17 of 67
TRC105 - 05/29/13
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DR-TXC100-433 BOARD EVALUATION 433MHZ TXC100
DR-WLS1273L-EV KIT EVAL FOR WLS1273L
DR7000-DK 3G DEVELOPMENT KIT 433.92MHZ
DR7001-DK 3G DEVELOPMENT KIT 315 MHZ
DR7003-DK 3G DEVELOPMENT KIT 303.825 MHZ
DR8000-DK 3G DEVELOPMENT KIT 916MHZ
DR8001-DK 3G DEVELOPMENT KIT 868.35MHZ
DR8100-DK 3G DEVELOPMENT KIT 916MHZ
相关代理商/技术参数
DRTU06D06 功能描述:时间延迟和计时继电器 180-240VAC/DC 1-60VDC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24A06 功能描述:时间延迟和计时继电器 180-240VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24A06R 功能描述:时间延迟和计时继电器 90-140VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24B06 功能描述:时间延迟和计时继电器 90-140VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24B06R 功能描述:时间延迟和计时继电器 2-24VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24D06 功能描述:时间延迟和计时继电器 12-24VAC/DC 24-280VAC 6A RoHS:否 制造商:Crydom 显示器类型:Hand Dial 电源电压:280 VAC 定时范围: 触点形式: 触点额定值:6 A 端接类型:DIN Rail
DRTU24D06R 制造商:Crydom 功能描述:Relay; SSR; Muti Func;12-24VAC/DC; 24-280VAC ; 6A 制造商:Crydom 功能描述:RELAY SSR 6A LONG TIME DELAY 制造商:Crydom 功能描述:SSR, TIME DELAY, 6A, 280VAC, DIN RAIL; Operating Voltage Min:24VAC; Operating Voltage Max:280VAC; Control Voltage AC Min:12VAC; Control Voltage AC Max:24VAC; Control Voltage DC Max:24VDC; Timer Functions:Multifunction ;RoHS Compliant: Yes 制造商:Crydom 功能描述:DRTU24D06R/Muti Func,12-24VAC/DC, 24-280VAC 6A / ROHS: Y
DRTX06D06 制造商:CRYDOM 制造商全称:Crydom Inc., 功能描述:6 Amp AC and DC Rated output